Technology Center

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**Applicant** 

Thomas Zettler

Applic. No.

09/922,479

Filed

August 3, 2001

Title

Method and Device for Testing an Integrated Circuit, Integrated

Circuit to be Tested, and Wafer with a Large Number of Integrated

Circuits to be Tested

Art Unit

2133

## ASSOCIATE POWER OF ATTORNEY

Hon. Commissioner of Patents and Trademarks, Washington, D.C. 20231

## Sir:

Please recognize MARK P. WEICHSELBAUM (Reg. No. 43,248) as my associate in the matter in the above-identified application, with full powers. Please continue addressing all communications to the following address:

> Lerner and Greenberg, P.A. P.O. Box 2480 Hollywood, Florida 33022-2480

Respectfully submitted,

For Applicant

WERNER H. STEMER **REG. NO. 34,956** 

Date: November 26, 2001

Lerner and Greenberg, P.A.

Post Office Box 2480

Hollywood, FL 33022-2480

Tel: (954) 925-1100

Fax: (954) 925-1101

/bmb